Using Stall Cycles to Improve Microprocessor Performance

James D. Dundas and Trevor N. Mudge

Advanced Computer Architecture Laboratory
Department of Electrical Engineering and Computer Science
The University of Michigan
Ann Arbor, Michigan 48109-2122

September 1996

email: {dundas, tnm}@eecs.umich.edu

Abstract

Contemporary microprocessors typically expend a significant amount of their device budget in an attempt to reduce the detrimental effects of memory latency and branch misprediction. The extra hardware frequently reduces the clock rate and wastes valuable die area that might be more productively employed in other ways. We propose a novel approach to this problem, which is intended to be used in relatively simple microprocessors with very high clock rates. A *runahead* microprocessor continues to execute instructions past a level one data cache miss until the miss is serviced. During this time it is said to be in runahead mode. Any additional level one data cache misses that occur during runahead, whose target addresses can be calculated, can become data stream prefetches. Any conditional branches that are executed during runahead can become trial runs, which may improve branch prediction accuracy. Any level one instruction cache misses that occur during runahead become instruction stream prefetches. After the original data cache miss is serviced, the microprocessor restarts instruction execution at the address of the load or store instruction that caused the original data cache miss. The additional hardware required to checkpoint the sequential state of the microprocessor is rather modest, and should not impact the clock rate of a high-performance implementation.

1 Introduction

A runahead processor attempts to generate prefetches for data items that have a high likelihood of being referenced soon after a data cache miss is detected. This is done by checkpointing the processor state and attempting to speculatively execute instructions that are located after the point that the cache miss was generated. After the original miss is serviced, the processor restores its state and resumes instruction execution at the load or store instruction that caused the miss. Branch prediction performance can also be improved by recording the outcomes of any conditional branches that are executed while the processor is in runahead mode. Finally, any instruction cache misses that are detected while the processor is in runahead mode become instruction-stream prefetches.

1.1 Register file modifications needed to support runahead

In order to protect the architected state of the processor, it is necessary to checkpoint the registers and level one data cache before entering runahead mode. Checkpointing the registers can be done by providing two copies of the register file. The first copy, or non-runahead register file (NRA-RF) holds the sequential non-runahead state of the architected register file. A second register file, called the runahead register file (RA-RF) is used when the processor is in runahead mode. Both of the register files are written simultaneously when the processor is in non-runahead mode. When the processor detects a level one data cache miss the situation changes. Reading from and writing to the NRA-RF is disabled while the processor reads from and writes to the RA-RF exclusively. This allows the processor to attempt to generate load/store target addresses and detect data cache misses by prematurely executing future instructions while the data cache miss is being serviced, without corrupting the sequential state of the processor in the NRA-RF. When the processor leaves runahead mode the contents of the RA-RF are changed to that of the NRA-RF by performing a 1:1 copy of all the registers in the NRA-RF to their counterparts in the RA-RF. This 1:1 copy can be done in one cycle with a suitably designed register file that incorporates both the RA-RF and NRA-RF.

1.2 Keeping track of invalid registers

The primary reason for allowing the processor to enter runahead mode is to generate useful prefetches. A given prefetch is more likely to be useful if its address as generated by the corresponding load/store instruction is correct. This means that the processor should keep track of all RA-RF registers that are known to contain invalid data while the processor is in runahead mode. RA-RF registers can become invalid due to a runahead dependency by being:

- The destination of a load that missed in the L1 data cache.
- The destination of a load that hit in the L1 data cache while the processor was in runahead mode, but corresponding to a memory location that was the target of a preceding runahead store that hit in the L1 dcache.
- The destination of any instruction that occurs in runahead mode that has a source register that is marked invalid.

Most of the invalid registers can be easily tracked by maintaining an invalid register vector (IRV). The IRV is simply a vector that contains a valid bit corresponding to each of the RA-RF registers. If at any point during a runahead episode a given RA-RF register contents are invalid, then its corresponding bit in the IRV will be set to invalid. The destination register for a given instruction in runahead mode will be marked as valid if all of the register sources for the instruction are valid. If any one of the source registers are invalid, or if the instruction is a load that misses in the data cache or reads a data cache word that is marked runahead-invalid, then its destination register is marked invalid in the IRV. Note that a previously invalid register can become valid again if it is the destination of an instruction that produces a valid result. Finally note that the IRV can be stored in either the RA-RF as an extra bit per register, or in a dedicated register.

1.3 Data cache modifications needed to support runahead

Stores to all levels of the memory hierarchy are disabled while the processor is in runahead mode. Store instructions are only allowed to compute target addresses and determine if a cache miss occurred while the processor is in runahead mode. In order to maximize runahead performance, the level one data cache should be augmented with sub-block runahead valid bits for each word in the cache, which are used to detect runahead load/store dependencies. These runahead valid bits are set to valid as a group when the processor is reset or when it leaves runahead mode. The runahead valid bits for an entire dcache line are also set to valid whenever a prefetch to that line completes during a runahead episode. Whenever a word in the data cache is a known target of a store that occurs in a given runahead episode, its runahead valid bit is set to invalid. If a runahead load instruction reads a dcache word that is marked invalid, then the destination register of the load is marked invalid. Note that this approach is imperfect since the only way that a data item can be marked as invalid is if it is in the level one dcache, and that it is possible for prefetches that complete during a runahead episode to erase invalidation information via dcache conflicts. Furthermore, a runahead store cannot mark its target as runahead invalid if it cannot compute its target address due to an invalid index register.

The IRV and dcache runahead valid bits can be used to detect the majority of runahead dependencies corresponding to the cases listed above. However it is possible for a dependency to exist between a load and a store whose target address cannot be calculated with valid registers, or if the store target address can be calculated but does not hit in the level one dcache. The target word of either store situation cannot be marked as invalid with the runahead-valid bits in the data cache. Once one of these undetectable invalid registers is introduced to the RA-RF during a given runahead episode, it can propagate incorrect results to other registers in the RA-RF. These additional invalid registers cannot be detected. This can result in erroneous prefetches, as well as counterproductive updates of the branch prediction.

1.4 Branch prediction modifications

Runahead can improve branch prediction performance by "trial running" branches before they are seen by the processor in non-runahead mode. The hardware requirements for this are rather modest. A shift register is used to record the taken/not-taken outcome of each branch encountered in a given runahead episode. A count register is needed to keep track of how many valid outcomes are in the register. A second count register and two-bits of state are needed to determine when to allow the processor to add outcomes to the shift register. When the processor leaves runahead mode, any outcomes that were recorded in the shift register are shifted out one at a time for each branch that the machine encounters in non-runahead mode. The first counter is incremented every time a branch outcome is added to the shift register, and it is decremented every time a branch outcome is shifted out of the register. The processor can easily detect if the shift register contains any valid outcomes by testing the value of the first counter versus zero: a non-zero count indicates that at least one valid branch outcome is in the shift register.

Since the processor can re-execute the same branch multiple times in successive runahead episodes, it cannot simply add a new branch outcome to the shift register every time a given branch is encountered during runahead. To solve this problem, the processor uses the two-bits of state to keep track of three possible runahead branching states: ADD, WAIT, and TAKE. These three states are needed to ensure that the runahead branch prediction stays in sync with the point at which the machine enters each runahead episode. When the processor is reset, the state is set to ADD. While the processor is in the ADD state, all branch outcomes that the processor computes during runahead are added to the register until the register is full or the processor leaves runahead mode. When the processor leaves runahead mode its state is set to TAKE. While the processor is in the TAKE state during non-runahead, it can predict any conditional branches that it encounters by shifting out branch outcomes in the shift register one at a time, until there are none left or the machine reenters runahead mode. If the processor enters runahead mode with a non-zero number of predictors in the shift register, its state is set to WAIT and the second count register is set to zero. While the processor is in the WAIT state in runahead mode, it counts the number of branches that it encounters using the second count register. If the branch count in the second count register becomes equal to the number of predictors in the shift register, as recorded in the first count register, then the branching state changes back to ADD.

Note that the normal dynamic branch prediction scheme, if any, should be constantly updated whether or not the machine is in runahead mode, since it will be used to guide the processor when the shift register becomes empty and while the machine is in runahead mode. Also, note that as long as the machine stays on the correct path during runahead the shift register will accurately predict any conditional branches for which it has outcomes (to the limits of the detection of invalid registers). If the shift register yields an incorrect outcome it should probably be flushed, since this indi-